We have designed, fabricated, and tested a series of compact CMOS integrated circuits that realize the winner-take-all function. These analog, continuous-time circuits use only O(n) of interconnect to perform this function. We have also modified the winner-take-all circuit, realizing a circuit that computes local nonlinear inhibition.
THE WINNER-TAKE-ALL CIRCUIT
is a schematic diagram of the winner-take-all circuit. A single wire, associated with the potential V c , computes the inhibition for the entire circuit; for an n neuron circuit, this wire is O(n) long. To compute the global inhibition, each neuron k contributes a current onto this common wire, using transistor T 2 k . To apply this global inhibition locally, each neuron responds to the common wire voltage V c , using transistor T 1 k . This computation is continuous in time; no clocks are used. The circuit exhibits no hysteresis, and operates with a time constant related to the size of the largest input. The output representation of the circuit is not binary; the winning output encodes the logarithm of its associated input.
T 21 T 2n Figure 1 . Schematic diagram of the winner-take-all circuit. Each neuron receives a unidirectional current input I k ; the output voltages V 1 . . . V n represent the result of the winner-take-all computation. If
A static and dynamic analysis of the two-neuron circuit illustrates these system properties. Figure 2 shows a schematic diagram of a two-neuron winner-take-all circuit. To understand the behavior of the circuit, we first consider the input condition I 1 = I 2 ≡ I m . Transistors T 11 and T 12 have identical potentials at gate and source, and are both sinking I m ; thus, the drain potentials V 1 and V 2 must be equal. Transistors T 21 and T 22 have identical source, drain, and gate potentials, and therefore must sink the identical current I c1 = I c2 = I c /2. In the subthreshold region of operation, the equation I m = I o exp(V c /V o ) describes transistors T 11 and T 12 , where I o is a fabrication parameter, and V o = kT /qκ. Likewise, the equation 
Thus, for equal input currents, the circuit produces equal output voltages; this behavior is desirable for a winner-take-all circuit. In addition, the output voltage V m logarithmically encodes the magnitude of the input current I m .
T 11
Figure 2. Schematic diagram of a two-neuron winner-take-all circuit.
The input condition I 1 = I m + δ i , I 2 = I m illustrates the inhibitory action of the circuit. Transistor T 11 must sink δ i more current than in the previous example; as a result, the gate voltage of T 11 rises. Transistors T 11 and T 12 share a common gate, however; thus, T 12 must also sink I m + δ i . But only I m is present at the drain of T 12 . To compensate, the drain voltage of T 12 , V 2 , must decrease. For small δ i s, the Early effect serves to decrease the current through T 12 , decreasing V 2 linearly with δ i . For large δ i s, T 12 must leave saturation, driving V 2 to approximately 0 volts. As desired, the output associated with the smaller input diminishes. For large δ i s, I c2 ≈ 0, and
, and the equation
The winning output encodes the logarithm of the associated input. The symmetrical circuit topology ensures similar behavior for increases in I 2 relative to I 1 .
Equation 2 predicts the winning response of the circuit; a more complex expression, derived in (Lazzaro et.al., 1989) , predicts the losing and crossover response of the circuit. Figure 3 is a plot of this analysis, fit to experimental data. Figure 4 shows the wide dynamic range and logarithmic properties of the circuit; the experiment in Figure 3 is repeated for several values of I 2 , ranging over four orders of magnitude. The conductance of transistors T 11 and T 12 determines the losing response of the circuit. Variants of the winner-take-all circuit shown in (Lazzaro et. al., 1988) achieve losing responses wider and narrower than Figure 3 , using circuit and mask layout techniques. Figure 3. Experimental data (circles) and theory (solid lines) for a two-neuron winner-take-all circuit. I 1 , the input current of the first neuron, is swept about the value of I 2 , the input current of the second neuron; neuron voltage outputs V 1 and V 2 are plotted versus normalized input current. 
WINNER-TAKE-ALL TIME RESPONSE
A good winner-take-all circuit should be stable, and should not exhibit damped oscillations ("ringing") in response to input changes. This section explores these dynamic properties of our winner-take-all circuit, and predicts the temporal response of the circuit. Figure 5 shows the two-neuron winner-take-all circuit, with capacitances added to model dynamic behavior.
Cc C C Figure 5 . Schematic diagram of a two-neuron winner-take-all circuit, with capacitances added for dynamic analysis. C is a large MOS capacitor added to each neuron for smoothing; Cc models the parasitic capacitance contributed by the gates of T 11 and T 12 , the drains of T 21 and T 22 , and the interconnect. (Lazzaro et. al., 1988) shows a small-signal analysis of this circuit. The transfer function for the circuit has real poles, and thus the circuit is stable and does not ring, if Ic > 4I(Cc/C), where I 1 ≈ I 2 ≈ I. Figure 6 compares this bound with experimental data.
If Ic > 4I(Cc/C), the circuit exhibits first-order behavior. The time constant CVo/I sets the dynamics of the winning neuron, where Vo = kT /qκ ≈ 40 mV . The time constant CV E /I sets the dynamics of the losing neuron, where V E ≈ 50 V . Figure 7 compares these predictions with experimental data. . Experimental data (circles) and theoretical statements (solid line) for a two-neuron winner-take-all circuit, showing the smallest Ic, for a given I, necessary for a first-order response to a small-signal step input. Figure 7 . Experimental data (symbols) and theoretical statements (solid line) for a two-neuron winner-take-all circuit, showing the time constant of the first-order response to a small-signal step input. The winning response (filled circles) and losing response (triangles) of a winner-take-all circuit are shown; the time constants differ by several orders of magnitude.
THE LOCAL NONLINEAR INHIBITION CIRCUIT
The winner-take-all circuit in Figure 1 , as previously explained, locates the largest input to the circuit. Certain applications require a gentler form of nonlinear inhibition. Sometimes, a circuit that can represent multiple intensity scales is necessary. Without circuit modification, the winner-take-all circuit in Figure 1 can perform this task. (Lazzaro et. al., 1988) explains this mode of operation.
Other applications require a local winner-take-all computation, with each winner having influence over only a limited spatial area. Figure 8 shows a circuit that computes the local winner-take-all function. The circuit is identical to the original winner-take-all circuit, except that each neuron connects to its nearest neighbors with a nonlinear resistor circuit (Mead, in press) . Each resistor conducts a current
Ir in response to a voltage ∆V across it, where Ir = Is tanh(∆V/(2Vo)). Is, the saturating current of the resistor, is a controllable parameter. The current source, Ic, present in the original winner-take-all circuit, is distributed between the resistors in the local winner-take-all circuit. Figure 8 . Schematic diagram of a section of the local winner-take-all circuit. Each neuron i receives a unidirectional current input I i ; the output voltages V i represent the result of the local winner-take-all computation.
To understand the operation of the local winner-take-all circuit, we consider the circuit response to a spatial impulse, defined as I k I, where I ≡ I i =k . I k I k−1
and I k I k+1 , so Vc k is much larger than Vc k−1 and Vc k+1 , and the resistor circuits connecting neuron k with neuron k − 1 and neuron k + 1 saturate. Each resistor sinks Is current when saturated; transistor T 2 k thus conducts 2Is + Ic current. In the subthreshold region of operation, the equation I k = Io exp(Vc k /Vo) describes transistor T 1 k , and the equation 2Is
As in the original winner-take-all circuit, the output of a winning neuron encodes the logarithm of that neuron's associated input.
As mentioned, the resistor circuit connecting neuron k with neuron k − 1 sinks Is current. The current sources Ic associated with neurons k − 1, k − 2, . . . must supply this current. If the current source Ic for neuron k − 1 supplies part of this current, the transistor T 2 k−1 carries no current, and the neuron output V k−1 approaches zero. In this way, a winning neuron inhibits its neighboring neurons.
This inhibitory action does not extend throughout the network. Neuron k needs only Is current from neurons k − 1, k − 2, . . . . Thus, neurons sufficiently distant from neuron k maintain the service of their current source Ic, and the outputs of these distant neurons can be active. Since, for a spatial impulse, all neurons k − 1, k − 2,
. . . have an equal input current I, all distant neurons have the equal output
Similar reasoning applies for neurons k + 1, k + 2, . . . .
The relative values of Is and Ic determine the spatial extent of the inhibitory action. Figure 9 shows the spatial impulse response of the local winner-take-all circuit, for different settings of Is/Ic. Figure 9 . Experimental data showing the spatial impulse response of the local winner-take-all circuit, for values of Is/Ic ranging over a factor of 12.7. Wider inhibitory responses correspond to larger ratios. For clarity, the plots are vertically displaced in 0.25 volt increments.
CONCLUSIONS
The circuits described in this paper use the full analog nature of MOS devices to realize an interesting class of neural computations efficiently. The circuits exploit the physics of the medium in many ways. The winner-take-all circuit uses a single wire to compute and communicate inhibition for the entire circuit. Transistor T 1 k in the winner-take-all circuit uses two physical phenomena in its computation: its exponential current function encodes the logarithm of the input, and the finite conductance of the transistor defines the losing output response. As evolution exploits all the physical properties of neural devices to optimize system performance, designers of synthetic neural systems should strive to harness the full potential of the physics of their media.
